文档库 最新最全的文档下载
当前位置:文档库 › CTDD3120DF-050505-T1K-3中文资料

CTDD3120DF-050505-T1K-3中文资料

SPECIFICATIONS

Vin Vin Io1,Io2Io1,Io2Effi.Part Nom.Input Range

Max.*Vo1,Vo2Max.Min.Typ.Number

(VDC)(VDC)

(VDC)(VDC)(mA)(mA)(%)CTDD3120DF-050505-T1K-35 4.5-9.01153003072CTDD3120DF-050909-T1K-35 4.5-9.01191601674CTDD3120DF-051212-T1K-35 4.5-9.011121251378CTDD3120DF-051515-T1K-35 4.5-9.011151001078CTDD3120DF-120505-T1K-3129.0-182253003073CTDD3120DF-120909-T1K-3129.0-182291601677CTDD3120DF-121212-T1K-3129.0-1822121251379CTDD3120DF-121515-T1K-3129.0-1822151001079CTDD3120DF-150505-T1K-31512-243053003074CTDD3120DF-150909-T1K-31512-243091601678CTDD3120DF-151212-T1K-31512-2430121251379CTDD3120DF-151515-T1K-31512-2430151001079CTDD3120DF-240505-T1K-32418-364053003077CTDD3120DF-240909-T1K-32418-364091601679CTDD3120DF-241212-T1K-32418-3640121251380CTDD3120DF-241515-T1K-32418-3640151001080CTDD3120DF-480505-T1K-34836-728053003077CTDD3120DF-480909-T1K-34836-728091601680CTDD3120DF-481212-T1K-34836-7280121251381CTDD3120DF-481515-T1K-3

48

36-72

80

15

100

10

81

*If Input voltage above specified may cause permanent damage to the device

ISOLATION SPECIFICATIONS

Item Test Condition MIN TYP

MAX

Units Isolation Voltage Flash tested for 1 minute

1000VDC Isolation Resistance

T est at 500VDC

1000

M Ω

OUTPUT SPECIFICATIONS

Item Test Condition

MIN TYP

MAX Units 3W Output Power 0.3

3W Output voltage accuracy Refer to Recommended Circuit ±1±3%Load regulation From 10% to 100% load ±0.5±1%Line regulation Input Voltage from low to high ±0.2±0.5%T emperature drift (Vout)Refer to T emp.Derating Graph 0.03%/°C Ripple 20Hz to 300kHz Bandwidth 3060mVp-p Noise

DC-20MHz Bandwidth

80

150mVp-p Switching frequency 100% load, nominal input voltage 80200KHz Switching frequency

10% load, nominal input voltage

250

600

KHz

CTDD3120DF-T1K-3 Series

Wide Input Isolated & Regulated

3W Output, Twin Output

Not shown at actual size.

FEATURES

Efficiency :T o 85%

Temperature Range:-40°C to +85°C Package:UL94-V0Isolation:1KVDC

Miscellaneous:Wide (2:1) Input Range.No heat sink required.Industry Standard Pinout.T win Isolated Output.Custom service available.

Samples available.

Output Short Circuit Protection:Continuous Temperature Rise at Full Load:30°C (T yp.)Cooling:Free air convection

No Load,Power Consumption:100mW (typical)Operating Temperature Range:-40°C to +85°C Storage Temperature Range:-55°C to +125°C

Lead Temperature:300°C (1.5mm from case for 10 seconds)Storage Humidity Range:<95%Case Material:Plastic (UL94-V0)MTBF:>3,500,000 hours

Miscellaneous:RoHS Compliant.

Note:

1.All specifications measured at T A=25°C, humidity<75%, nominal input voltage and rated output unless otherwise specified.

TYPICAL CHARACTERISTICS 120

806040p u t P o w e r (%)

100Safe Operating Area

RoHS

Compliant

T emperature Derating Graph

OUTLINE DIMENSIONS & RECOMMENDED FOOTPRINT DETAILS

CTDD3120DF-T1K-3Package

2 3 9 10 11

23 22

16 15 14

Bottom View

S ide View

31.80

15.24

2.54

22.86

5.08

9.45

0.50

20.30

4.00

Note:All pins on a 2.54mm pitch;all pin diameters are 0.50mm;all dimensions in mm. (Tolerance:±0.25)

PIN CONNECTIONS

2 3 9 10 11

23 22 16 15 14

Bottom View

Pin 2, 3141611922, 23

Function GND Vo10V1Vo20V2Vin

CTDD3120DF-T1K-3 Series

Wide Input Isolated & Regulated

3W Output, Twin Output

lp

n t (A )

Figure 2

Vin C in C o u t (0+70°C)

C o u t (-40+85°C)

5V

&100μF

100μF 47μF Extern a l C a p a citor T ab le (t ab le 1)All the CTDD 3120DF-T1K-3 S erie s h a ve b een te s ted a ccording to the following recommended te s ting circ u it b efore

le a ving f a ctory . Thi s s erie s s ho u ld b e te s ted u nder lo a d. Never b e te s ted u nder no lo a d (S ee fig u re 1 & 2). If yo u w a nt to f u rther decre as e the inp u t/o u tp u t ripple, yo u c a n incre as e c a p a cit a nce properly or choo s e c a p a citor s with low E S R.

However, the c a p a cit a nce s ho u ld not b e too high (S ee t ab le 1). If yo u w a nt to us e the prod u ct s in high EMI, ple as e choo s e o u r met a l p a ck a ged prod u ct s .

0V1C S PIN

C S CAP

Fig u re 1

+

RECOMMENDED CIRCUIT

相关文档