当前位置：文档库 › HCF4018B

HCF4018B

s MEDIUM SPEED OPERATION10MHz(Typ.) at V DD-V SS=10V

s FULLY STA TIC OPERATION

s STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS

s QUIESCENT CURRENT SPECIFIED UP TO 20V

s5V,10V AND15V PARAMETRIC RATINGS

s INPUT LEAKAGE CURRENT

I I=100nA(MAX)AT V DD=18V T A=25°C

s100%TESTED FOR QUIESCENT CURRENT s MEETS ALL REQUIREMENTS OF JEDEC JESD13B”STANDARD SPECIFICATIONS

FOR DESCRIPTION OF B SERIES CMOS

DEVICES”

DESCRIPTION

The HCF4018B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The HCF4018B consist of5Johnson counter stages,buffered Q outputs from each stage,and counter preset control gating.CLOCK,RESET, DATA,PRESET ENABLE,and5individual JAM inputs are provided.Divide by10,8,6,4or2 counter configuration can be implemented by feeding the Q5,Q4,Q3,Q2,Q1signals, respectively,back to the data input.

Divide-by-9,7,5,or3counter configurations can be implemented by the use of a HCF4011B gate package to properly gate the feedback connection to the DATA input.Divide-by-functions greater than10can be achieved by use of multiple HCF4018B units.The counter is advanced one count at the positive clock signalstransition. Schmitt trigger action on the clock line permits unlimited clock rise and fall times.A high RESET signal clears the counter to an all-zero condition.A high PRESENT-ENABLE signal allows information on the JAM inputs to preset the counter.

Anti-lock gating is provided to assure the proper counting sequence.

HCF4018B

PRESETTABLE DIVIDE-BY-N COUNTER

PIN CONNECTION ORDER CODES

PACKAGE TUBE T&R DIP HCF4018BEY

SOP HCF4018BM1HCF4018M013TR

DIP SOP

1/11

September2001

HCF4018B

2/11

INPUT EQUIVALENT CIRCUIT

PIN DESCRIPTION

FUNCTIONAL DIAGRAM

PIN No SYMBOL NAME AND FUNCTION 2,3,7,9,12JAM1to JAM5Jam Inputs 1

DATA Data Input 4,5,6,11,

13Q1to Q5Buffered Outputs 15RESET Reset Input 14

CLOCK Clock Input 10PRESET ENABLE Preset Enable Input 8V SS Negative Supply Voltage 16

V DD

Positive Supply Voltage

HCF4018B LOGIC DIAGRAM

TIMING CHART

3/11

HCF4018B

4/11

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are those values beyond which damage to the device may occur.Functional operation under these conditions is not implied.

All voltage values are referred to V SS pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter

Value Unit V DD Supply Voltage -0.5to +22V V I DC Input Voltage -0.5to V DD +0.5

V I I DC Input Current

±10mA P D Power Dissipation per Package

200mW Power Dissipation per Output Transistor 100mW T op Operating Temperature -55to +125°C T stg

Storage Temperature

-65to +150

°C

Symbol Parameter

Value Unit V DD Supply Voltage 3to 20V V I Input Voltage

0to V DD V T op

Operating Temperature

-55to 125

°C

HCF4018B

5/11

DC SPECIFICATIONS

The Noise Margin for both ”1”and ”0”level is:1V min.with V DD =5V,2V min.with V DD =10V,2.5V min.with V DD =15V

Symbol

Parameter

Test Condition

Value Unit

V I (V)V O (V)

|I O |(μA)V DD (V)

T A =25°C -40to 85°C -55to 125°C Min.

Typ.Max.Min.

Max.Min.

Max.I L

Quiescent Current

0/550.045150150μA

0/10100.0410*******/15150.04206006000/20200.08

100

3000

V OH

High Level Output Voltage

0/5<15 4.95 4.95 4.95V

0/10<1109.959.959.950/15<11514.95

14.95

V OL

Low Level Output Voltage 5/0<150.050.050.05V

10/0<1100.050.050.0515/0

<1150.05

0.05

V IH

High Level Input Voltage 0.5/4.5<15 3.5 3.5 3.5V

1/9<1107771.5/13.5<11511

V IL

Low Level Input Voltage 4.5/0.5<15 1.5 1.5 1.5V

9/1<11033313.5/1.5<1154

I OH

Output Drive Current

0/5 2.5<15-1.36-3.2-1.1-1.1mA

0/5 4.6<15-0.44-1-0.36-0.360/109.5<110-1.1-2.6-0.9-0.90/1513.5<115-3.0-6.8-2.4-2.4I OL

Output Sink Current

0/50.4<150.4410.360.36mA 0/100.5<110 1.1 2.60.90.90/15 1.5

15 3.0

6.8 2.4

2.4

I I Input Leakage Current

0/18

Any Input 18

±10-5±0.1±1

±1

μA C I

Input Capacitance

Any Input

7.5

HCF4018B

6/11

DYNAMIC ELECTRICAL CHARACTERISTICS (T amb =25°C,C L =50pF,R L =200K ?,t r =t f =20ns)

(*)Typical temperature coefficient for all V DD value is 0.3%/°C.(1)At PRESET ENABLE or JAM inputs

Symbol

Parameter

Test Condition

Value (*)Unit

V DD (V)Min.

Typ.Max.t PLH t PHL Propagation Delay Time

5200400ns 10901801565130t THL t TLH Transition Time

5100200ns

1050100154080

f CL

Maximum Clock Input Frequency

536MHz

10714158.517t W

Minimum Clock Pulse Width

516080ns

1070351550

25t r ,t f

Clock Input Rise or Fall Time

5unlimited μs

1015t setup

Data Setup Time Minimum Clock Inhibit

54020ns

101261563t H

Data Input Hold-Time

514070ns

1080401560

30PRESET (1)or RESET OPERATION t PLH,t PHL Propagation Delay Time

(reset or reset to Q)

5275550ns

101252501590180t W

Preset or Reset Pulse Width

516080ns

107035155025t REM

Preset or Reset Removal Time

58040ns

10301515

HCF4018B

7/11

TYPICAL APPLICATION

External connections for divide by 10,9,8,7,6,5,4,3,2operation

DIVIDE BY 10Q5CONNECTED BACK TO ”DATA”

NO EXTERNAL COMPONENTS

REQUIRED

DIVIDE BY 8Q4DIVIDE BY 6Q3DIVIDE BY 4Q2DIVIDE BY 2Q1

NO CONNECTED

HCF4018B

8/11

TEST CIRCUIT

C L =50pF or equivalent (includes jig and probe capacitance)R L =200K ?

R T =Z OUT of pulse generator (typically 50?)

HCF4018B Plastic DIP-16(0.25)MECHANICAL DATA

mm.inch

DIM.

MIN.TYP MAX.MIN.TYP.MAX.

a10.510.020

B0.77 1.650.0300.065

b0.50.020

b10.250.010

D200.787

E8.50.335

e 2.540.100

e317.780.700

F7.10.280

I 5.10.201

L 3.30.130

Z 1.270.050

P001C

9/11

HCF4018B

10/11DIM.

mm.inch

MIN.TYP MAX.MIN.TYP.MAX.

A 1.750.068 a10.10.20.0030.007 a2 1.650.064 b0.350.460.0130.018 b10.190.250.0070.010 C0.50.019

c145°(typ.)

D9.8100.3850.393 E 5.8 6.20.2280.244 e 1.270.050

e38.890.350

F 3.8 4.00.1490.157

G 4.6 5.30.1810.208 L0.5 1.270.0190.050 M0.620.024 S8°(max.)

SO-16MECHANICAL DATA

PO13H

HCF4018B Information furnished is believed to be accurate and reliable.However,STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringe ment of patents or other rights of third parties which may result from its use.No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics.Specifications mentioned in this publication are subject to change without notice.This publication supersedes and replaces all information previously supplied.STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

?The ST logo is a registered trademark of STMicroelectronics

STMicroelectronics GROUP OF COMPANIES

Australia-Brazil-China-Finland-France-Germany-Hong Kong-India-Italy-Japan-Malaysia-Malta-Morocco

Singapore-Spain-Sweden-Switzerland-United Kingdom

?http://w https://www.wendangku.net/doc/f711637332.html,

11/11