当前位置：文档库 › ADP1712ADP1713ADP1714中文pdf下载中文datasheet资料下载

ADP1712ADP1713ADP1714中文pdf下载中文datasheet资料下载

300 mA, Low Dropout

CMOS Linear Regulator

ADP1712/ADP1713/ADP1714 Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. T rademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 https://www.wendangku.net/doc/fb18444695.html, Fax: 781.461.3113 ?2007–2009 Analog Devices, Inc. All rights reserved.

FEATURES

Maximum output current: 300 mA

Input voltage range: 2.5 V to 5.5 V

Light load efficient

I GND = 75 μA with 100 μA load

Low shutdown current: <1 μA

Very low dropout voltage: 170 mV @ 300 mA load Initial accuracy: ±1%

Accuracy over line, load, and temperature: ±2%

16 fixed output voltage options with soft start:

0.75 V to 3.3 V (ADP1712)

Adjustable output voltage option: 0.8 V to 5.0 V

(ADP1712 Adjustable)

16 fixed output voltage options with reference bypass: 0.75 V to 3.3 V (ADP1713)

16 fixed output voltage options with tracking:

0.75 V to 3.3 V (ADP1714)

Low output noise: 40 μV rms

High PSRR: 72 dB @ 1 kHz

Stable with small 2.2 μF ceramic output capacitor Excellent load/line transient response

Current limit and thermal overload protection

Logic controlled enable

5-lead TSOT package

APPLICATIONS

Mobile phones

Digital camera and audio devices

Portable and battery-powered equipment

Post dc-dc regulation

TYPICAL APPLICATION CIRCUITS

Figure 1. ADP1712 with Fixed Output Voltage and Soft-Start Capacitor, 3.3 V

ADP1712

Figure 2. ADP1712 with Adjustable Output Voltage, 0.8 V to 5.0 V

Figure 3. ADP1713 with Fixed Output Voltage and Bypass Capacitor, 0.75 V

V TRK (V)

12345

V OUT (V)

Figure 4. ADP1714 with Output Voltage Tracking

GENERAL DESCRIPTION

The ADP1712/ADP1713/ADP1714, available in a tiny, 5-lead TSOT package, are low dropout linear regulators that operate from 2.5 V to 5.5 V and provide up to 300 mA of output current. The low 170 mV dropout voltage at a 300 mA load improves efficiency and allows operation over a wide input voltage range. Using a novel scaling architecture, ground current is a very low 75 μA when driving a 100 μA load, making the ADP1712/ ADP1713/ADP1714 ideal for battery-operated portable equipment. The ADP1712/ADP1713/ADP1714 are available in 16 fixed output voltage options. The ADP1712 is also available in an adjustable version, which allows output voltages that range from 0.8 V to 5 V via an external divider. The ADP1712 fixed version allows an external capacitor to be connected to program the soft-start time. The ADP1713 allows a reference bypass capacitor to be connected, which reduces output voltage noise and improves power supply rejection. The ADP1714 includes a tracking feature, which allows the output to follow an external voltage rail or reference.

The ADP1712/ADP1713/ADP1714 are optimized for stable operation with small 2.2 μF ceramic output capacitors, allowing good transient performance while occupying minimal board space. An enable pin controls the output voltage on all devices, and an undervoltage lockout circuit disables the regulator if IN drops below a minimum threshold. The parts also have short circuit protection and thermal overload protection, which prevent damage to the devices in adverse conditions.

ADP1712/ADP1713/ADP1714

Rev. A | Page 2 of 16

TABLE OF CONTENTS

Features .............................................................................................. 1 Applications ....................................................................................... 1 Typical Application Circuits ............................................................ 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Absolute Maximum Ratings ............................................................ 5 Thermal Resistance ...................................................................... 5 ESD Caution .................................................................................. 5 Pin Configurations and Function Descriptions ........................... 6 Typical Performance Characteristics ............................................. 7 Theory of Operation ...................................................................... 10 Soft-Start Function (ADP1712) (10)

Adjustable Output Voltage (ADP1712 Adjustable) ............... 11 Bypass Capacitor (ADP1713) ................................................... 11 Track Mode (ADP1714) ............................................................ 11 Enable Feature ............................................................................ 11 Undervoltage Lockout (UVLO) ............................................... 11 Application Information ................................................................ 12 Capacitor Selection .................................................................... 12 Current Limit and Thermal Overload Protection ................. 12 Thermal Considerations ............................................................ 13 Printed Circuit Board Layout Considerations ....................... 14 Outline Dimensions ....................................................................... 15 Ordering Guide .. (15)

REVISION HISTORY

6/09—Rev. 0 to Rev. A

Updated Outline Dimensions (15)

Changes to Ordering Guide .......................................................... 15 1/07—Revision 0: Initial Version

ADP1712/ADP1713/ADP1714

Rev. A | Page 3 of 16

SPECIFICATIONS

V IN = (V OUT + 0.5 V) or 2.5 V (whichever is greater), I OUT = 10 mA, C IN = C OUT = 2.2 μF, T A = 25°C, unless otherwise noted. Table 1.

Parameter Symbol Conditions

Min Typ Max Unit INPUT VOLTAGE RANGE V IN T J = –40°C to +125°C 2.5 5.5 V OPERATING SUPPLY CURRENT I GND I OUT = 0 μA

60 μA I OUT = 0 μA, T J = –40°C to +125°C 70 μA I OUT = 100 μA

75 μA I OUT = 100 μA, T J = –40°C to +125°C 85 μA I OUT = 100 mA

210 μA I OUT = 100 mA, T J = –40°C to +125°C 250 μA I OUT = 300 mA

365 μA I OUT = 300 mA, T J = –40°C to +125°C 420 μA SHUTDOWN CURRENT I GND-SD EN = GND

0.1 μA EN = GND, T J = –40°C to +125°C 1.0 μA FIXED OUTPUT VOLTAGE V OUT I OUT = 10 mA

–1 +1 % ACCURACY (ADP1712 FIXED, 100 μA < I OUT < 300 mA, T J = –40°C to +125°C –2 +2 % ADP1713, AND ADP1714)

ADJUSTABLE OUTPUT VOLTAGE V OUT

I OUT = 10 mA

0.792 0.8 0.808 V ACCURACY (ADP1712 ADJUSTABLE)1

100 μA < I OUT < 300 mA, T J = –40°C to +125°C 0.784 0.8 0.816 V LINE REGULATION ?V OUT /?V IN V IN = (V OUT + 0.5 V) to 5.5 V, T J = –40°C to +125°C –0.25 +0.25 %/V LOAD REGULATION 2 ?V OUT /?I OUT I OUT = 10 mA to 300 mA

0.001 %/mA I OUT = 10 mA to 300 mA, T J = –40°C to +125°C 0.004 %/mA DROPOUT VOLTAGE 3 V DROPOUT I OUT = 100 mA, V OUT ≥ 3.0 V

60 70 mV I OUT = 100 mA, V OUT ≥ 3.0 V, T J = –40°C to +125°C 80 mV I OUT = 300 mA, V OUT ≥ 3.0 V

170 205 mV I OUT = 300 mA, V OUT ≥ 3.0 V, T J = –40°C to +125°C 230 mV I OUT = 100 mA, 2.5 V ≤ V OUT < 3.0 V

70 85 mV I OUT = 100 mA, 2.5 V ≤ V OUT < 3.0 V, T J = –40°C to +125°C

95 mV I OUT = 300 mA, 2.5 V ≤ V OUT < 3.0 V 200 235 mV

I OUT = 300 mA, 2.5 V ≤ V OUT < 3.0 V, T J = –40°C to

+125°C

270 mV START-UP TIME 4

T START-UP ADP1712 Adjustable and ADP1714 70 μs ADP1712 External Soft Start C SS = 10 nF 7.3 ms ADP1713

With 10 nF bypass capacitor 90 μs CURRENT LIMIT THRESHOLD 5

I LIMIT 380 500 700 mA THERMAL SHUTDOWN THRESHOLD TS SD T J rising 150 °C THERMAL SHUTDOWN HYSTERESIS TS SD-HYS

15 °C SOFT-START SOURCE CURRENT SS I-SOURCE SS = GND 0.8 1.2 1.5 μA (ADP1712 WITH EXTERNAL SOFT START)

UVLO ACTIVE THRESHOLD UVLO ACTIVE V IN falling 2 V UVLO INACTIVE THRESHOLD UVLO INACTIVE V IN rising 2.45 V UVLO HYSTERESIS

UVLO HYS 250 mV V OUT to V TRK ACCURACY (ADP1714) V TRK-ERROR 0 V ≤ V TRK ≤ (0.5 × V OUT(NOM)), V OUT(NOM) ≤ 1.8 V,

T J = –40°C to +125°C

–40 +40 mV

0 V ≤ V TRK ≤ (0.5 × V OUT(NOM)), V OUT(NOM) > 1.8 V,

T J = –40°C to +125°C

–80

+80 mV

南京ＰＣＢＬＡＹＯＵＴ设计就选择南京阿勒勾电子技术有限公司

ADP1712/ADP1713/ADP1714

Rev. A | Page 4 of 16

Parameter Symbol Conditions

Min

Typ Max Unit EN INPUT LOGIC HIGH V IH 2.5 V ≤ V IN ≤ 5.5 V 1.8 V EN INPUT LOGIC LOW V IL 2.5 V ≤ V IN ≤ 5.5 V 0.4 V EN INPUT LEAKAGE CURRENT V I-LEAKAGE EN = IN or GND

0.1 1 μA ADJ INPUT BIAS CURRENT

(ADP1712 ADJUSTABLE) ADJ I-BIAS

30 100 nA

OUTPUT NOISE OUT NOISE

ADP1713 10 Hz to 100 kHz, V IN = 5.0 V, V OUT = 0.75 V,

with 10 nF bypass capacitor

40 μV rms ADP1712 and ADP1714 10 Hz to 100 kHz, V IN = 5.0 V, V OUT = 3.3 V 380 μV rms POWER SUPPLY REJECTION RATIO PSRR

ADP1713 1 kHz, V IN = 5.0 V, V OUT = 0.75 V, with 10 nF

bypass capacitor

72 dB ADP1712 and ADP1714 1 kHz, V IN = 5.0 V, V OUT = 3.3 V

Accuracy when OUT is connected directly to ADJ. When OUT voltage is set by external feedback resistors, absolute accuracy in adjust mode depends on the tolerances

of resistors used. 2

Based on an end-point calculation using 10 mA and 300 mA loads. See for typical load regulation performance for loads less than 10 mA. Figure 103

Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages above 2.5 V. 4

Start-up time is defined as the time between the rising edge of EN to OUT being at 95% of its nominal value. 5

Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.

南京ＰＣＢＬＡＹＯＵＴ设计

就选择南京阿勒勾电子技术有限公司

ADP1712/ADP1713/ADP1714

Rev. A | Page 5 of 16

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter Rating

IN to GND –0.3 V to +6 V

OUT to GND –0.3 V to IN EN to GND –0.3 V to +6 V

SS/ADJ/BYP/TRK to GND –0.3 V to +6 V

Storage Temperature Range –65°C to +150°C

Operating Junction Temperature Range –40°C to +125°C

Lead Temperature, Soldering (10 sec) 300°C Soldering Conditions JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational

section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θJA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Table 3. Thermal Resistance Package Type θJA Unit

5-Lead TSOT 170 °C/W

ESD CAUTION

南京ＰＣＢＬＡＹＯＵＴ设计

就选择南京阿勒勾电子技术有限公司

ADP1712/ADP1713/ADP1714

Rev. A | Page 6 of 16

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

IN GND OUT 125EN SS 3

4ADP1712

FIXED TOP VIEW 5

(Not to Scale)

06455-00

IN GND OUT 12

EN ADJ 34ADP1712

ADJUSTABLE

TOP VIEW (Not to Scale)

06455-006

IN GND OUT 12

5EN BYP 34ADP1713

TOP VIEW (Not to Scale)

06455-007

IN GND OUT

5EN TRK

34ADP1714

TOP VIEW (Not to Scale)

06455-008

Figure 5. 5-Lead TSOT (UJ-Suffix)

Figure 6. 5-Lead TSOT (UJ-Suffix) Figure 7. 5-Lead TSOT (UJ-Suffix) Figure 8. 5-Lead TSOT (UJ-Suffix)

Table 4. Pin Function Descriptions

ADP1712 Fixed Pin No. ADP1712 Adjustable Pin No. ADP1713 Pin No. ADP1714 Pin No. Mnemonic Description 1 1

1 1 IN Regulator Input Supply. Bypass IN to GND with a 2.

2 μF or greater capacitor. 2 2 2 2 GND Ground.

3 3

3 3 EN Enable Input. Drive EN high to turn on the regulator; drive it low to turn

off the regulator. For automatic startup, connect EN to IN.

4 SS Soft Start. Connect a capacitor between SS and GND to set the output

start-up time.

4 ADJ Adjust. A resistor divider from OUT to ADJ sets the output voltage. 4 BYP Bypass. Connect a 1 nF or greater capacitor (10 nF recommended)

between BYP and GND to reduce the internal reference noise for low noise applications.

4 TRK Track. The output follows the voltage placed on the TRK pin. (See the

Theory of Operation section for a more detailed description.)

5 5 5 5 OUT Regulated Output Voltage. Bypass OUT to GND with a 2.2 μF or greater

capacitor.

南京ＰＣＢＬＡＹＯＵＴ设计

就选择南京阿勒勾电子技术有限公司

ADP1712/ADP1713/ADP1714

Rev. A | Page 7 of 16

TYPICAL PERFORMANCE CHARACTERISTICS

V IN = 3.8 V , I OUT = 10 mA, C IN = C OUT = 2.2 μF, T A = 25°C, unless otherwise noted.

T J (°C)

V O U T (V )

06455-009

Figure 9. Output Voltage vs. Junction Temperature

3.3043.290

0.1

1000

I LOAD (mA)

V O U T (V )

1101003.3023.300

3.2983.2963.2943.29206455-010

Figure 10. Output Voltage vs. Load Current

V IN

(V)

V O U T (V )

5.3

3.3 3.8

4.3 4.8

06455-011

Figure 11. Output Voltage vs. Input Voltage 450

–40

T J (°C)

I G N D (μA )

60110

400

350

30025020015010050

06455-012

Figure 12. Ground Current vs. Junction Temperature

40000.1

1000

I LOAD (mA)

I G N D (μA )

110100350300250

2001501005006455-013

Figure 13. Ground Current vs. Load Current

V IN (V)

I G N D (μA )

500 5.3

3.3

3.8

4.3 4.8450

400350300250

20015010050

06455-014

Figure 14. Ground Current vs. Input Voltage

ADP1712/ADP1713/ADP1714

Rev. A | Page 8 of 16

18000.1

1000

I LOAD (mA)

V D R O P O U T (m V )

110

100160140

120100

8060402006455-015

Figure 15. Dropout Voltage vs. Load Current

3.353.00

V IN (V)

V O U T (V )

3.303.253.20

3.153.103.0506455-016

Figure 16. Output Voltage vs. Input Voltage (in Dropout)

100003.20 3.60

V IN (V)

I G N D (μA

)

900800700

600

500400300200100

3.25 3.30

3.35 3.40 3.45 3.50 3.5506455-017

Figure 17. Ground Current vs. Input Voltage (in Dropout) TIME (20μs/DIV)

20m V /D I V

06455-018

Figure 18. Load Transient Response

TIME (20μs/DIV)

20m V /D I V

06455-019

Figure 19. Load Transient Response

TIME (100μs/DIV)

06455-020

Figure 20. Line Transient Response

ADP1712/ADP1713/ADP1714

Rev. A | Page 9 of 16

160

02C SS (nF)

R A M P -U P T I M E (m s )

1412108642510

152006455-036

Figure 21. Output Voltage Ramp-Up Time vs. Soft-Start Capacitor Value

FREQUENCY (Hz)

P S R R (d B )

06455-037

Figure 22. ADP1713 Power Supply Rejection Ratio vs. Frequency

(10 nF Bypass Capacitor) –50

–702.7

4.7

4.23.73.2V IN (V)

P S R R (d B )

–55–60

–65

06455-038

Figure 23. ADP1712 Adjustable Power Supply Rejection Ratio vs.

Input Voltage

0.8

4.3

3.83.32.82.31.81.3V OUT (V)

P S R R (d B )

06455-039

Figure 24. ADP1712 Adjustable Power Supply Rejection Ratio vs.

Output Voltage

ADP1712/ADP1713/ADP1714

Rev. A | Page 10 of 16

THEORY OF OPERATION

The ADP1712/ADP1713/ADP1714 are low dropout linear regula-tors that use an advanced, proprietary architecture to provide high power supply rejection ratio (PSRR) and excellent line and load transient response with just a small 2.2 μF ceramic output capac-itor. All devices operate from a 2.5 V to 5.5 V input rail and provide up to 300 mA of output current. Incorporating a novel scaling architecture, ground current is very low when driving light loads. Ground current in the shutdown mode is typically less than 1 μA.

06455-023

Figure 25. Internal Block Diagram

Internally, the ADP1712/ADP1713/ADP1714 each consist of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback volt-age from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, which allows more current to pass and increases the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage. The ADP1712 is available in two versions, one with a fixed output voltage and one with an adjustable output voltage. The fixed output voltage is set internally to one of sixteen values between 0.75 V and 3.3 V , using an internal feedback network. The adjustable output voltage can be set to between 0.8 V and 5.0 V by an external voltage divider connected from OUT to ADJ. The ADP1713 and ADP1714 are available in fixed output voltage options only. The ADP1712 fixed version allows an external soft-start capacitor to be connected between the SS pin and GND, which controls the output voltage ramp during startup. The ADP1713 allows a reference bypass capacitor to be connected between the BYP pin and GND, which reduces output voltage noise and improves power supply rejection. The ADP1714 features a track pin, which allows the output voltage to follow the voltage at the TRK pin.

A logic on the EN pin determines if the output is active. When EN is high, the output is on, and when EN is low, the output is off.

SOFT-START FUNCTION (ADP1712)

For applications that require a controlled startup, the ADP1712 provides a programmable soft-start function. Programmable soft start is useful for reducing inrush current upon startup and for pro-viding voltage sequencing. T o implement soft start, connect a small ceramic capacitor from SS to GND. Upon startup, a 1.2 μA current source charges this capacitor. The ADP1712 start-up output voltage is limited by the voltage at SS, providing a smooth ramp up to the nominal output voltage. The soft-start time is calculated by T SS = V REF × (C SS /I SS ) (1)

where:

T SS is the soft-start period.

V REF is the 0.8 V reference voltage.

C SS is the soft-start capacitance from SS to GND. I SS is the current sourced from SS (1.2 μA).

When the ADP1712 is disabled (using EN), the soft-start capacitor

is discharged to GND through an internal 100 Ω resistor.

TIME (4ms/DIV)

06455-040

Figure 26. OUT Ramp-Up with External Soft-Start Capacitor

The ADP1712 adjustable version, ADP1713, and ADP1714 have no pins for soft start, so the function is switched to an internal soft-start capacitor. This sets the soft-start ramp-up period to

approximately 24 μs.

TIME (20μs/DIV)

06455-041

Figure 27. OUT Ramp-Up with Internal Soft-Start

ADP1712/ADP1713/ADP1714

Rev. A | Page 11 of 16

ADJUSTABLE OUTPUT VOLTAGE (ADP1712 ADJUSTABLE)

The ADP1712 adjustable version can have its output voltage set over a 0.8 V to 5.0 V range. The output voltage is set by connecting a resistive voltage divider from OUT to ADJ. The output voltage is calculated using the equation V OUT = 0.8 V (1 + R1/R2

where:

R1 is the resistor from OUT to ADJ. R2 is the resistor from ADJ to GND.

The maximum bias current into ADJ is 100 nA, so for less than 0.5% error due to the bias current, use values less than 60 kΩ for R2.

BYPASS CAPACITOR (ADP1713)

The ADP1713 allows for an external bypass capacitor to be connected to the internal reference, which reduces output voltage noise and improves power supply rejection. A low leakage capacitor of 1 nF or greater (10 nF is recommended) must be connected between the BYP and GND pins.

TRACK MODE (ADP1714)

The ADP1714 includes a tracking mode feature. As shown in Figure 28, if the voltage applied at the TRK pin is less than the nominal output voltage, OUT is equal to the voltage at TRK. Otherwise, OUT regulates to its nominal output value. For example, consider an ADP1714 with a nominal output voltage of 3 V . If the voltage applied to its TRK pin is greater than 3 V , OUT maintains a nominal output voltage of 3 V . If the volt-age applied to TRK is reduced below 3 V , OUT tracks this voltage. OUT can track the TRK pin voltage from the nominal value all the way down to 0 V . A voltage divider is present from TRK to the error amplifier input with a divider ratio equal to the divider from OUT to the error amplifier. This sets the output voltage equal to the tracking voltage. Both divider ratios are set by post-package trim, depending on the desired output voltage.

V TRK (V)

V O U T (V )

123406455-024

Figure 28. ADP1714 Output Voltage vs. Tracking Voltage

with Nominal Output Voltage Set to 3 V

ENABLE FEATURE

The ADP1712/ADP1713/ADP1714 use the EN pin to enable and disable the OUT pin under normal operating conditions. As shown in Figure 29, when a rising voltage on EN crosses the active threshold, OUT turns on. When a falling voltage on EN

crosses the inactive threshold, OUT turns off.

TIME (4ms/DIV)

06455-025

Figure 29. ADP1712 Adjustable Typical EN Pin Operation

As can be seen, the EN pin has hysteresis built in. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds are derived from the IN voltage. Therefore, these thresholds vary with changing input voltage. Figure 30 shows typical EN active/inactive thresholds when the input voltage varies from 2.5 V to 5.5 V .

1.40.5

2.50 5.50

V IN (V)

T Y P I C A L E N T H R E S H O L D S (V )

1.3

1.21.11.00.90.80.70.6

2.75

3.00 3.25 3.50 3.75

4.00 4.25 4.50 4.75

5.00 5.2506455-026

Figure 30. Typical EN Pin Thresholds vs. Input Voltage

UNDERVOLTAGE LOCKOUT (UVLO)

The ADP1712/ADP1713/ADP1714 have an undervoltage lockout circuit, which monitors the voltage on the IN pin. When the voltage on IN drops below 2 V (minimum), the circuit activates, disabling the OUT pin.

ADP1712/ADP1713/ADP1714

Rev. A | Page 12 of 16

APPLICATION INFORMATION

CAPACITOR SELECTION

Output Capacitor

The ADP1712/ADP1713/ADP1714 are designed for operation with small, space-saving ceramic capacitors, but they function with most commonly used capacitors as long as care is taken about the effective series resistance (ESR) value. The ESR of the output capacitor affects stability of the LDO control loop. A minimum of 2.2 μF capacitance with an ESR of 500 mΩ or less is recommended to ensure stability of the ADP1712/ADP1713/ADP1714. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP1712/ADP1713/ADP1714 to large changes in load current. Figure 31 and Figure 32 show the transient responses for output capacitance values of 2.2 μF and 10 μF , respectively.

TIME (20μs/DIV)

20m V /D I V

06455-027

Figure 31. Output Transient Response, C OUT = 2.2 μF

TIME (20μs/DIV)

0m V /D I V

06455-028

Figure 32. Output Transient Response, C OUT = 10 μF

Input Bypass Capacitor

Connecting a 2.2 μF capacitor from the IN pin to GND reduces the circuit sensitivity to printed circuit board (PCB) layout,

especially when long input traces or high source impedance are encountered. If greater than 2.2 μF of output capacitance is required, increasing the input capacitor to match is recommended.

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP1712/ADP1713/ADP1714, as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temper-ature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended. Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP1712/ADP1713/ADP1714 are protected against damage due to excessive power dissipation by current and thermal over-load protection circuits. The ADP1712/ADP1713/ADP1714 are designed to current limit when the output load reaches 500 mA (typical). When the output load exceeds 500 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C (typical), the output is turned on again and output current is restored to its nominal value.

Consider the case where a hard short from OUT to ground occurs. At first the ADP1712/ADP1713/ADP1714 current limit, so that only 500 mA is conducted into the short. If self heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temper-ature cools and drops below 135°C, the output turns on and conducts 500 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 500 mA and 0 mA, which continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation needs to be externally limited so junction temperatures do not exceed 125°C.

ADP1712/ADP1713/ADP1714

Rev. A | Page 13 of 16

THERMAL CONSIDERATIONS

To guarantee reliable operation, the junction temperature of the ADP1712/ADP1713/ADP1714 must not exceed 125°C. To ensure the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θJA ). The θJA number is dependent on the package assembly compounds used and the amount of copper to which the GND pin of the package is soldered on the PCB. Table 5 shows typical θJA values of the 5-lead TSOT package for various PCB copper sizes. Table 5.

Copper Size (mm 2

) θJA (°C/W) 01

170

50 152 100 146 300 134

500 131

Device soldered to minimum size pin traces.

The junction temperature of the ADP1712/ADP1713/ADP1714

can be calculated from the following equation: T J = T A + (P D × θJA where:

T A is the ambient temperature.

P D is the power dissipation in the die, given by

P D = [(V IN – V OUT ) × I LOAD ] + (V IN × I GND ) (4) where:

I LOAD is the load current. I GND is the ground current.

V IN and V OUT are input voltage and output voltage, respectively. Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

T J = T A + {[(V IN – V OUT ) × I LOAD ] × θJA

As shown in Equation 4, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure the junction temperature does not rise above 125°C. The following figures show junction temperature calculations for different ambient temperatures, load currents, input-to-output voltage differentials, and areas of PCB copper.

140

00.5

5.0

V IN – V OUT (V)

T J (°C )

12010080604020 1.0

1.5

2.0

2.5

3.0

3.5

4.0 4.506455-029Figure 33. 500 mm 2 of PCB Copper, T A = 25°C 140

00.5

5.0

V IN – V OUT (V)

T J (°C )

1201008060

4020 1.0

1.5

2.0

2.5

3.0

3.5

4.0

4.5

06455-030

Figure 34. 100 mm 2 of PCB Copper, T A = 25°C

14000.5

5.0

V IN – V OUT (V)

T J (°C )

12010080604020 1.0

1.5

2.0

2.5

3.0

3.5

4.0

4.5

06455-031Figure 35. 0 mm 2 of PCB Copper, T A = 25°C

ADP1712/ADP1713/ADP1714

Rev. A | Page 14 of 16

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

140

00.5

5.0

V IN – V OUT (V)

T J (°C )

12010080604020 1.0

1.5

2.0

2.5

3.0

3.5

4.0 4.5

06455-032

Figure 36. 500 mm 2 of PCB Copper, T A = 50°C

140

00.5

5.0

V IN – V OUT (V)

T J (°C )

12010080604020 1.0

1.5

2.0

2.5

3.0

3.5

4.0 4.5

06455-033

Figure 37. 100 mm 2 of PCB Copper, T A = 50°C

140

00.5

5.0

V IN – V OUT (V)

T J (°C )

12010080604020 1.0

1.5

2.0

2.5

3.0

3.5

4.0

4.506455-034

Figure 38. 0 mm 2 of PCB Copper, T A = 50°C

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP1712/ ADP1713/ADP1714. However, as can be seen from Table 5, a point of diminishing returns eventually is reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the IN and GND pins. Place the output capacitor as close as possible to the OUT and GND pins. For the ADP1712 adjustable version, place the soft-start capacitor as close as possible to the SS pin. For the ADP1713, place the internal reference bypass capacitor as close as possible to the BYP pin. Use of 0402 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.

06455-035

Figure 39. Example PCB Layout

ADP1712/ADP1713/ADP1714

Rev. A | Page 15 of 16

OUTLINE DIMENSIONS

100708-A

*COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.

0.200.450.30

4°0°

*0.90 MAX 0.70 MIN

Figure 40. 5-Lead Thin Small Outline Transistor Package [TSOT]

(UJ-5)

Dimensions shown in millimeters

ORDERING GUIDE

Model

Temperature Range

Output Voltage (V) Package Description Package

Option Branding ADP1712AUJZ-0.75R71 –40°C to +125°C 0.75 5-Lead TSOT UJ-5 L3S ADP1712AUJZ-0.8-R71 –40°C to +125°C 0.80 5-Lead TSOT UJ-5 L3T ADP1712AUJZ-0.85R71 –40°C to +125°C 0.85 5-Lead TSOT UJ-5 L3U ADP1712AUJZ-0.9-R71 –40°C to +125°C 0.90 5-Lead TSOT UJ-5 L3V ADP1712AUJZ-0.95R71 –40°C to +125°C 0.95 5-Lead TSOT UJ-5 L3W ADP1712AUJZ-1.0-R71 –40°C to +125°C 1.00 5-Lead TSOT UJ-5 L3X ADP1712AUJZ-1.05R71 –40°C to +125°C 1.05 5-Lead TSOT UJ-5 L3Y ADP1712AUJZ-1.1-R71 –40°C to +125°C 1.10 5-Lead TSOT UJ-5 L3Z ADP1712AUJZ-1.15R71 –40°C to +125°C 1.15 5-Lead TSOT UJ-5 L4H ADP1712AUJZ-1.2-R71 –40°C to +125°C 1.20 5-Lead TSOT UJ-5 L4J ADP1712AUJZ-1.3-R71 –40°C to +125°C 1.30 5-Lead TSOT UJ-5 L4K ADP1712AUJZ-1.5-R71 –40°C to +125°C 1.50 5-Lead TSOT UJ-5 L4L ADP1712AUJZ-1.8-R71 –40°C to +125°C 1.80 5-Lead TSOT UJ-5 L4M ADP1712AUJZ-2.5-R71 –40°C to +125°C 2.50 5-Lead TSOT UJ-5 L4N ADP1712AUJZ-3.0-R71 –40°C to +125°C 3.00 5-Lead TSOT UJ-5 L4P ADP1712AUJZ-3.3-R71 –40°C to +125°C 3.30 5-Lead TSOT UJ-5 L4Q ADP1712AUJZ-R71 –40°C to +125°C 0.8 to 5 5-Lead TSOT UJ-5 L4R ADP1713AUJZ-0.75R71 –40°C to +125°C 0.75 5-Lead TSOT UJ-5 L4U ADP1713AUJZ-0.8-R71 –40°C to +125°C 0.80 5-Lead TSOT UJ-5 L4V ADP1713AUJZ-0.85R71 –40°C to +125°C 0.85 5-Lead TSOT UJ-5 L4W ADP1713AUJZ-0.9-R71 –40°C to +125°C 0.90 5-Lead TSOT UJ-5 L4X ADP1713AUJZ-0.95R71 –40°C to +125°C 0.95 5-Lead TSOT UJ-5 L4Y ADP1713AUJZ-1.0-R71 –40°C to +125°C 1.00 5-Lead TSOT UJ-5 L4Z ADP1713AUJZ-1.05R71 –40°C to +125°C 1.05 5-Lead TSOT UJ-5 L50 ADP1713AUJZ-1.1-R71 –40°C to +125°C 1.10 5-Lead TSOT UJ-5 L51 ADP1713AUJZ-1.15R71 –40°C to +125°C 1.15 5-Lead TSOT UJ-5 L52 ADP1713AUJZ-1.2-R71

–40°C to +125°C

1.20

5-Lead TSOT

UJ-5 L53

南京ＰＣＢＬＡＹＯＵＴ设计

就选择南京阿勒勾电子技术有限公司

ADP1712/ADP1713/ADP1714

Rev. A | Page 16 of 16

Model Temperature

Range

Output Voltage (V) Package Description Package

Option Branding ADP1713AUJZ-1.3-R71

–40°C to +125°C 1.30 5-Lead TSOT UJ-5 L54 ADP1713AUJZ-1.5-R71 –40°C to +125°C

1.50 5-Lead TSOT UJ-5 L55 ADP1713AUJZ-1.8-R7

–40°C to +125°C 1.80 5-Lead TSOT UJ-5 L56 ADP1713AUJZ-2.5-R71 –40°C to +125°C

2.50 5-Lead TSOT UJ-5 L57 ADP1713AUJZ-

3.0-R71

–40°C to +125°C

3.00 5-Lead TSOT UJ-5 L58 ADP1713AUJZ-3.3-R71

–40°C to +125°C 3.30 5-Lead TSOT UJ-5 L59 ADP1714AUJZ-0.75R71 –40°C to +125°C 0.75 5-Lead TSOT UJ-5 L5A ADP1714AUJZ-0.8-R71 –40°C to +125°C 0.80 5-Lead TSOT UJ-5 L5C ADP1714AUJZ-0.85R71 –40°C to +125°C 0.85 5-Lead TSOT UJ-5 L5D ADP1714AUJZ-0.9-R71 –40°C to +125°C

0.90 5-Lead TSOT UJ-5 L5E ADP1714AUJZ-0.95R71

–40°C to +125°C 0.95 5-Lead TSOT UJ-5 L5F ADP1714AUJZ-1.0-R71 –40°C to +125°C

1.00 5-Lead TSOT UJ-5 L5G ADP1714AUJZ-1.05R71

–40°C to +125°C 1.05 5-Lead TSOT UJ-5 L5H ADP1714AUJZ-1.1-R71 –40°C to +125°C

1.10 5-Lead TSOT UJ-5 L5J ADP1714AUJZ-1.15R71

–40°C to +125°C 1.15 5-Lead TSOT UJ-5 L5K ADP1714AUJZ-1.2-R71 –40°C to +125°C

1.20 5-Lead TSOT UJ-5 L5L ADP1714AUJZ-1.3-R71

–40°C to +125°C

1.30 5-Lead TSOT UJ-5 L5M ADP1714AUJZ-1.5-R71

–40°C to +125°C 1.50 5-Lead TSOT UJ-5 L5N ADP1714AUJZ-1.8-R71 –40°C to +125°C

1.80 5-Lead TSOT UJ-5 L5P ADP1714AUJZ-

2.5-R71

–40°C to +125°C 2.50 5-Lead TSOT UJ-5 L5Q ADP1714AUJZ-3.0-R71 –40°C to +125°C

3.00 5-Lead TSOT UJ-5 L5R ADP1714AUJZ-3.3-R71

–40°C to +125°C 3.30 5-Lead TSOT

UJ-5 L5S ADP1712-3.3-EVALZ11 3.3 ADP1712 Fixed 3.3 V Output with Soft Start Evaluation Board

ADP1712-EVALZ11

Adjustable, but set to 1.6 ADP1712 Adjustable Output Evaluation Board ADP1713-3.3-EVALZ11 3.3 ADP1713 Fixed 3.3 V Output with Bypass Evaluation Board

ADP1714-3.3-EVALZ11

3.3

ADP1714 Fixed 3.3 V Output with Track Mode Evaluation Board

Z = RoHS Compliant Part.

registered trademarks are the property of their respective owners. 南京ＰＣＢＬＡＹＯＵＴ设计

就选择南京阿勒勾电子技术有限公司